

# **Digital Design**

#### Chapter 9: Hardware Description Languages

Slides to accompany the textbook *Digital Design, with RTL Design, VHDL, and Verilog,* 2nd Edition, by Frank Vahid, John Wiley and Sons Publishers, 2010. http://www.ddvahid.com

#### Copyright © 2010 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites.. PowerPoint source (or pdf with animations) may <u>not</u> be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <u>http://www.ddvahid.com</u> for information.

### **Introduction**

- A drawing of a circuit, or schematic, contains graphical information about a design
  - Inverter is above the OR gate,
     AND gate is to the right, etc.
- Such graphical information may not be useful for large designs
- Can use textual language
   instead







Note: Slides with animation are denoted with a small red "a" near the animated items

## Textual Language – English

- Can describe circuit using English text rather than using a drawing
  - Of course, English isn't a good language for a computer to read
  - Need a more precise, computer-oriented language



(b) We'll now describe a circuit whose name is DoorOpener. The external inputs are c, h and p, which are bits. The external output is f, which is a bit.

> We assume you know the behavior of these components: An inverter, which has a bit input x, and bit output F. A 2-input OR gate, which has inputs x and y, and bit output F. A 2-input AND gate, which has bit inputs x and y, and bit output F.

The circuit has internal wires n1 and n2, both bits. The DoorOpener circuit internally consists of: An inverter named Inv\_1, whose input x connects to external input c, and whose output connects to n1. A 2-input OR gate named OR2\_1, whose inputs connect to external inputs h and p, and whose output connects to n2. A 2-input AND gate named AND2\_1, whose inputs connect to n1 and n2, and whose output connects to external output f. That's all.



Computer-Readable Textual Language for **Describing Hardware Circuits: HDLs** 

- Hardware description language (HDL)  $\bullet$ 
  - Intended to describe circuits textually, for a computer to read
  - Evolved starting in the 1970s and 1980s
- Popular languages today include:
  - VHDL Defined in 1980s by U.S. military; Ada-like language
  - Verilog Defined in 1980s by a company; C-like language
  - SystemC Defined in 2000s by several companies; consists of libraries in C++



# <u>Combinational Logic Description using Hardware</u><sup>9.2</sup> <u>Description Languages</u>

#### • <u>Structure</u>

- Another word for "circuit"
- An interconnection of components
- Key use of HDLs is to describe structure



Note: The term "instantiate" will be used to indicate adding a new copy of a component to a circuit





### **Describing Structure in VHDL**

- Entity Defines new item's name & ports (inputs/outputs)
  - std\_logic means bit type, defined in ieee library
- Architecture Describes internals, which we named "Circuit"
  - Declares 3 previouslydefined components
  - Declares internal signals
    - Note "--" comment
  - Instantiates and connects those components





Digital Design 2e Copyright © 2010 Frank Vahid

6

#### **Combinational Behavior**

#### **Combinational behavior**

- Description of desired behavior of combinational circuit without creating circuit itself
- e.g., F = c' \* (h + p) can be described as equation rather than circuit
- HDLs support description of combinational behavior



### **Describing Combinational Behavior in VHDL**

- Describing an OR gate's behavior
  - Entity defines input/output ports
  - Architecture
    - Process Describes behavior
      - Process "sensitive" to x and y
        - Means behavior only executes when x changes or y changes
      - Behavior assigns a new value to output port F, computed using built-in operator "or"

```
library ieee;
use ieee.std_logic_1164.all;
entity OR2 is
   port (x, y: in std_logic;
        F: out std_logic
);
end OR2;
architecture behavior of OR2 is
begin
   process (x, y)
   begin
        F <= x or y;
end process;
end behavior;
```



### **Describing Combinational Behavior in VHDL**

- Describing a custom function's behavior
  - Desired function: f = c'\*(h+p)
  - Entity defines input/output ports (not shown)
  - Architecture
    - Process
      - Sensitive to c, h, and p
      - Assigns a new value to output port f, computed using built-in operators "not", "and", and "or"

```
architecture beh of DoorOpener is
begin
  process(c, h, p)
  begin
    f <= not(c) and (h or p);
  end process;
end beh;</pre>
```



#### Testbenches

#### <u>Testbench</u>

- Assigns values to a system's inputs, check that system outputs correct values
- A key use of HDLs is to simulate system to ensure design is correct





#### Testbench in VHDL

- Entity
  - No inputs or outputs
- Architecture
  - Declares component to test, declares signals
  - Instantiates component, connects to signals
  - Process writes input signals, checks output signal
    - Waits a small amount of time after writing input signals
    - Checks for correct output value using "assert" statement



```
library i eee;
use i eee. st d_l ogi c_1164. al l;
entity Testbench is
end Test bench;
architecture behavior of Testbench is
  component Door Opener
    port ( c, h, p: in std_logic;
           f: out std_logic
    );
  end component ;
  signal c, h, p, f: std_logic;
begi n
  Door Opener 1: Door Opener port map (c, h, p, f);
  pr ocess
  begin
    -- case 0
    c <= '0'; h <= '0'; p <= '0';
    wait for 1 ns:
    assert (f='0') report "Case 0 failed";
    -- case 1
    c <= '0'; h <= '0'; p <= '1';
    wait for 1 ns;
    assert (f =' 1') report "Case 1 failed";
    -- (cases 2-6 omitted from figure)
    -- case 7
    c <= '1'; h <= '1'; p <= '1';
    wait for 1 ns;
    assert (f =' 0') report "Case 7 failed";
    wait; -- process does not wake up again
  end process:
end behavi or;
                                                17
```

You created this PDF from an application that is not licensed to print to novaPDF printer (<u>http://www.novapdf.com</u>)