----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 10/08/2015 08:31:10 PM
-- Design Name: 
-- Module Name: top_tb - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top_tb is
--  Port ( );
end top_tb;

architecture Behavioral of top_tb is
	component top is
	Port (
		sw       : in  STD_LOGIC_VECTOR (15 downto 0);
		seg      : out std_logic_vector(6 downto 0);
		dp       : out std_logic;
		an       : out std_logic_vector(3 downto 0);
		led      : out STD_LOGIC_VECTOR (15 downto 0);
		clk      : in  std_logic
	);
	end component;
	
	signal sw        : std_logic_vector(15 downto 0);
	signal seg       : std_logic_vector(6 downto 0);
	signal dp        : std_logic;
	signal an        : std_logic_vector(3 downto 0);
	signal led       : STD_LOGIC_VECTOR (15 downto 0);
	signal clk       : std_logic := '0';
	
begin

	uut: top port map (
		sw     => sw,
		seg    => seg,
		dp     => dp,
		an     => an,
		led    => led,
		clk    => clk
	);
		

	sw <= x"7b10";

	clk_proc: process
	begin
		wait for 10ns;
		clk <= not(clk);
	end process clk_proc;

end Behavioral;